## **CLAIM AMENDMENTS**

1. (Currently Amended) A semiconductor device having comprising:
terminal electrodes located, in plan view, outside a region where semiconductor chips are located;

a lower semiconductor chip everlapping in height with having opposed top and bottom surfaces, and side surfaces transverse to the top and bottom surfaces, said terminal electrodes being disposed opposite the side surfaces of said lower semiconductor chip;

an upper semiconductor chip <del>located opposite</del> having top and bottom surfaces and stacked on said lower semiconductor chip along a first direction so that the bottom surface and the top surface of said lower and upper semiconductor chips are opposite each other;

wires connecting said upper and lower semiconductor chips to said terminal electrodes; and

an encapsulating resin encapsulating said upper and lower semiconductor chips-and, said wires, and parts of said terminal electrodes, wherein

said encapsulating resin and said terminal electrodes have respective bottom surfaces coplanar with each other, and

said terminal electrodes are entirely outside a region where said upper and lower semiconductor chips are located when viewed along the first direction.

- 2. (Currently Amended) The semiconductor device according to claim 1, including a die pad supporting said upper semiconductor chip and coplanar with said terminal electrodes, and wherein said lower semiconductor chip does not overlap, in plan view when viewed along the first direction, said die pad.
- 3. (Currently Amended) The semiconductor device according to claim 1, wherein the bottom surface of said lower semiconductor chip and a bottom surface of said encapsulating resin have respective bottom surfaces are coplanar with each other and the bottom surface of said lower semiconductor chip is exposed and not covered by said encapsulating resin.
- 4. (Withdrawn-Currently Amended) The semiconductor device according to claim 1, including a die pad supporting said upper semiconductor chip and not coplanar with said terminal electrodes, and wherein the bottom surface of said lower semiconductor chip has a bottom surface is encapsulated by said encapsulating resin.

In re Appln. of ABE et al. Application No. 10/892,539

- 5. (Previously Presented) The semiconductor device according to claim 1, wherein said semiconductor device is a QFN (Quad Flat Non-Lead) Package having said terminal electrodes surrounding said upper and lower semiconductor chips.
- 6. (Currently Amended) The semiconductor device according to claim 1, wherein the upper and lower surfaces of said upper and lower semiconductor chips are respectively rectangular in shape and have respective pairs of longer sides and shorter sides, connection terminals of said upper and lower semiconductor chips are arranged along the shorter sides of said upper and lower semiconductor chips, opposing each other, and the longer sides of said upper semiconductor chip and the longer sides of said lower semiconductor chips are transverse to each other, in plan view when viewed along the first direction.
- 7. (Previously Presented) The semiconductor device according to claim 1, wherein said terminal electrodes are leads located along two opposing sides of said semiconductor device with said upper and lower semiconductor chips therebetween.
- 8. (Withdrawn) A semiconductor device TSOP (Thin Small Outline) Package having:

upper and lower semiconductor chips arranged between a first lead portion and a second lead portion, respectively, on two opposing sides of said semiconductor device, in plan view;

a first die pad integrated with and not coplanar with said first lead portion and located on one side of a reference plane passing through a central position between a first surface and a second surface of said first and second lead portions; and

a second die pad integrated with and not coplanar with said second lead portion and located on a second side of the reference plane, wherein said lower semiconductor chip is supported by said first die pad and said upper semiconductor chip is supported by said second die pad portion, said upper and lower semiconductor chips are partially overlapping and overlap in height with said first and second lead portions.

9. (Withdrawn) The semiconductor device according to claim 8, including: a first lead frame connected to said first die pad and located, with said first lead portion, on the first side of said reference plane, and

a second lead frame connected to said first die pad and located, with said second lead portion, on the second side of said reference plane.

In re Appln. of ABE et al. Application No. 10/892,539

10. (Withdrawn) The semiconductor device according to claim 9, wherein said first die pad portion is L-shaped and includes a first extension extending from an end of said first lead portion toward said second lead portion, and a first opposing portion continuing from said first extension and extending parallel to said first lead portion,

said second die pad portion is arranged, in plan view, opposite said first die pad, is L-shaped, and includes a second extension extending from an end of said second lead portion toward said first lead portion and a second opposing portion continuing from said second extension and extending parallel to said second lead portion,

said first extension and said first opposing portion have bottom surfaces supporting said lower semiconductor chip, and

said second extension and said second opposing portion have upper surfaces supporting said upper semiconductor chip.

- 11. (Withdrawn) The semiconductor device according to claim 8, wherein said first and second lead portions and said first and second die pads are integrated into a common lead frame, said reference plane passes centrally through the thickness of said lead frame, said first die pad supports said lower semiconductor chip of said partially overlapped upper and lower semiconductor chips, and said second die pad supports said upper semiconductor chip.
- 12. (Withdrawn) The semiconductor device according to claim 11, including adhesive layers respectively bonding said upper and lower semiconductor chips to said first and second die pads wherein a center of the thickness of said first die pad portion and a center of the thickness of said second die pad portion are spaced from said reference plane in respective opposite directions, each by a distance equal to the sum of one-half the thickness of said lead frame and one-half the thickness of said adhesive layers bonding said upper and lower semiconductor chips to said first and second die pads.

13-15 (Cancelled)